

• General Description

The AGM13T15D combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for load switch and battery protection applications.

$$V_{DS} = 150V$$

$$R_{DS(ON)} = 14m\Omega$$


$$I_D = 52A$$

• Features

- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance

• Application

- MB/VGA Vcore
- SMPS 2nd Synchronous Rectifier
- POL application
- BLDC Motor driver

• Ordering Information:

TO-252
Table 1. Absolute Maximum Ratings (TA=25°C)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-Source Voltage ($V_{GS}=0V$)	150	V
V_{GS}	Gate-Source Voltage ($V_{DS}=0V$)	± 20	V
$I_{D(DC)}$	Drain Current (DC) at $T_c=25^\circ C$	52	A
$I_{D(DC)}$	Drain Current (DC) at $T_c=100^\circ C$	38	A
$I_{DM(pluse)}$	Drain Current-Continuous@ Current-Pulsed (Note 1)	180	A
P_D	Maximum Power Dissipation($T_c=25^\circ C$)	130	W
	Derating Factor	0.89	W/°C
E_{AS}	Single Pulse Avalanche Energy (Note 2)	156	mJ
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 To 175	°C

Notes 1.Repetitive Rating: Pulse width limited by maximum junction temperature

2. E_{AS} condition: $T_J=25^\circ C, V_{DD}=40V, V_G=10V, R_G=25\Omega$

Table 2. Thermal Characteristic

Symbol	Parameter	Value	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	---	1.12	$^{\circ}C/W$



Table 3. Electrical Characteristics ($T_A=25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
On/Off States						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	150			V
I_{DSS}	Zero Gate Voltage Drain Current($T_c=25^{\circ}C$)	$V_{DS}=150V, V_{GS}=0V$			1	μA
I_{DSS}	Zero Gate Voltage Drain Current($T_c=125^{\circ}C$)	$V_{DS}=150V, V_{GS}=0V$			10	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2		4	V
$R_{DS(on)}$	Drain-Source On-State Resistance	$V_{GS}=10V, I_D=40A$		14	20	m Ω
Dynamic Characteristics						
g_{FS}	Forward Transconductance	$V_{DS}=10V, I_D=15A$	20			S
C_{iss}	Input Capacitance	$V_{DS}=25V, V_{GS}=0V,$ $f=1.0MHz$		4066		PF
C_{oss}	Output Capacitance			730		PF
C_{rss}	Reverse Transfer Capacitance			41		PF
Q_g	Total Gate Charge	$V_{DS}=75V, I_D=70A,$ $V_{GS}=10V$		57		nC
Q_{gs}	Gate-Source Charge			18		nC
Q_{gd}	Gate-Drain Charge			11		nC
Switching Times						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=30V, I_D=40A, R_L=15\Omega$ $V_{GS}=10V, R_G=2.5\Omega$		15		nS
t_r	Turn-on Rise Time			32.3		nS
$t_{d(off)}$	Turn-Off Delay Time			24		nS
t_f	Turn-Off Fall Time			15		nS
Source-Drain Diode Characteristics						
I_{SD}	Source-drain Current(Body Diode)			38		A
I_{SDM}	Pulsed Source-Drain Current(Body Diode)			180		A
V_{SD}	Forward On Voltage ^(Note 1)	$T_J=25^{\circ}C, I_{SD}=40A, V_{GS}=0V$		0.9	0.99	V
t_{rr}	Reverse Recovery Time ^(Note 1)	$T_J=25^{\circ}C, I_F=30A$ $di/dt=100A/\mu s$		45		nS
Q_{rr}	Reverse Recovery Charge ^(Note 1)			80		nC
t_{on}	Forward Turn-on Time	Intrinsic turn-on time is negligible(turn-on is dominated by L_S+L_D)				



Notes 1. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 1.5\%$, $R_G=25\Omega$, Starting $T_J=25^{\circ}C$

Test Circuit



1) E_{AS} Test Circuits



2) Gate Charge Test Circuit:



3) Switch Time Test Circuit:



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)

Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. BVDSS vs Junction Temperature




Figure4. ID vs Junction Temperature




Figure5. VGS(th) vs Junction Temperature




Figure6. Rds(on) Vs Junction Temperature




Figure7. Gate Charge




Figure8. Capacitance vs Vds




Figure9. Source- Drain Diode Forward




Figure10. Safe Operation Area






Figure11. Normalized Maximum Transient Thermal Impedance




TO-252 Package Information

Package Mechanical Data



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

Reel Specification-TO-252



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
W	15.90	16.00	16.10	0.626	0.630	0.634
E	1.65	1.75	1.85	0.065	0.069	0.073
F	7.40	7.50	7.60	0.291	0.295	0.299
D0	1.40	1.50	1.60	0.055	0.059	0.063
D1	1.40	1.50	1.60	0.055	0.059	0.063
P0	3.90	4.00	4.10	0.154	0.157	0.161
P1	7.90	8.00	8.10	0.311	0.315	0.319
P2	1.90	2.00	2.10	0.075	0.079	0.083
A0	6.85	6.90	7.00	0.270	0.271	0.276
B0	10.45	10.50	10.60	0.411	0.413	0.417
K0	2.68	2.78	2.88	0.105	0.109	0.113
T	0.24		0.27	0.009		0.011
t1	0.10			0.004		
10P0	39.80	40.00	40.20	1.567	1.575	1.583

OUTLINE	REEL (PCS)	PER CARTON (PCS)	TAPE & REEL
TAPING	2,500	25,000	13inch

Disclaimers:

Information furnished in this document is believed to be accurate and reliable.

However,

Shenzhen Core Control Source Semiconductor Co., Ltd. assumes no responsibility for the consequences of

use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that


when an agreement is signed, Shenzhen core control source complies with the agreement.

Products and information provided in this document have no infringement of patents.

Shenzhen Core Control Source Semiconductor Co., Ltd. assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document is the first version which is made in 12-Apr-18. This document supersedes and

replaces all information previously supplied.

 is a registered trademark of Shenzhen Core Control Source Semiconductor Co., Ltd.

Copyright ©2017 Shenzhen Core Control Source Semiconductor Co., Ltd. Printed All rights reserved.