

• General Description

The AGM315MBP combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for load switch and battery protection applications.

• Features


- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance

• Application

- MB/VGA Vcore
- SMPS 2nd Synchronous Rectifier
- POL application
- BLDC Motor driver

Product Summary

BVDSS	RDSON	ID
30V	12mΩ	15A

PDFN3.3X3.3 Pin Configuration

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM315MBP	AGM315MBP	DFN3.3*3.3	325mm	16mm	5000

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)			
PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^(Note 1)	I_D	$T_C = 25^\circ\text{C}$	15
		$T_C = 100^\circ\text{C}$	11
Pulsed Drain Current ^(Note 2)	I_{DM}	80	A
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_{DTOT}	20	W
Single Pulsed Avalanche Energy ^(Note 3)	E_{AS}	14	mJ
Single Pulsed Avalanche Current ^(Note 3)	I_{AS}	17	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to +150	$^\circ\text{C}$

THERMAL PERFORMANCE			
PARAMETER	SYMBOL	LIMIT	UNIT
Junction to Case Thermal Resistance	$R_{\theta JC}$	6.4	$^\circ\text{C/W}$
Junction to Ambient Thermal Resistance	$R_{\theta JA}$	62	$^\circ\text{C/W}$

Notes: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins. $R_{\theta JA}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design. $R_{\theta JA}$ shown below for single device operation on FR-4 PCB in still air

ELECTRICAL SPECIFICATIONS ($T_A = 25^\circ\text{C}$ unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 4)						
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	BV_{DSS}	30	--	--	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	$V_{GS(TH)}$	1.2	1.5	2.5	V
Gate Body Leakage	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$	I_{GSS}	--	--	± 100	nA
Zero Gate Voltage Drain Current	$V_{DS} = 30\text{V}, V_{GS} = 0\text{V}$	I_{DSS}	--	--	1	μA
	$V_{DS} = 24\text{V}, T_C = 125^\circ\text{C}$		--	--	10	
Drain-Source On-State Resistance	$V_{GS} = 10\text{V}, I_D = 10\text{A}$	$R_{DS(on)}$	--	12	16	$\text{m}\Omega$
	$V_{GS} = 4.5\text{V}, I_D = 6\text{A}$		--	19	25	
Forward Transconductance	$V_{DS} = 5\text{V}, I_D = 6\text{A}$	g_{fs}	--	13	--	S
Dynamic (Note 5)						
Total Gate Charge	$V_{DS} = 15\text{V}, I_D = 8\text{A},$ $V_{GS} = 4.5\text{V}$	Q_g	--	4.1	--	nC
Gate-Source Charge		Q_{gs}	--	1	--	
Gate-Drain Charge		Q_{gd}	--	2.1	--	
Input Capacitance	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V},$ $f = 1.0\text{MHz}$	C_{iss}	--	345	--	pF
Output Capacitance		C_{oss}	--	55	--	
Reverse Transfer Capacitance		C_{rss}	--	32	--	
Switching (Note 6)						
Turn-On Delay Time	$V_{DD} = 15\text{V}, I_D = 1\text{A},$ $R_{GEN} = 6\Omega$	$t_{d(on)}$	--	2.8	--	ns
Turn-On Rise Time		t_r	--	7.2	--	
Turn-Off Delay Time		$t_{d(off)}$	--	15.8	--	
Turn-Off Fall Time		t_f	--	4.6	--	

Notes:

1. Current limited by package
2. Pulse width limited by the maximum junction temperature
3. $L = 0.1\text{mH}, I_{AS} = 17\text{A}, V_{DD} = 25\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
4. Pulse test: $PW \leq 300\mu\text{s}$, duty cycle $\leq 2\%$
5. For DESIGN AID ONLY, not subject to production testing.
6. Switching time is essentially independent of operating temperature.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature






Figure 6. Gate Charge



VDS, Drain-Source Voltage (V)
Figure 7. Maximum Safe Operating Area



VSD, Body Diode Forward Voltage (V)
Figure 8. Body Diode Forward Voltage Variation with Source Current





Figure 9. Switching Test Circuit and Switching Waveforms





Figure 10. Normalized Thermal Transient Impedance Curve

•Dimensions (DFN3.3×3.3)


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e		0.65 BSC	
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
theta	--	10°	12°
M	*	*	0.15

* Not Specified


Disclaimer:

The information provided in this document is believed to be accurate and reliable. however, Shenzhen Core Control Electronics Technology Co., Ltd. does not assume any responsibility for the following consequences Do not consider the use of such information or use beyond its scope.

The information mentioned in this document may be changed at any time without notice.

The products and information provided in this document do not infringe patents. Shenzhen Core Control Electronics Technology Co., Ltd. assumes no responsibility for any infringement of any other rights of third parties. The result of using such products and information.

This document is the second version issued on October 10, 2019. This document replaces and Replace all previously provided information.

 It is a registered trademark of Shenzhen Core Control Electronics Technology Co., Ltd.

Copyright © 2017 Shenzhen Core Control Electronics Technology Co., Ltd. all rights reserved.